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Examining its use in ultra-high speed computation 
hy d o  conveniional 
computers use 0 ' s  and 
I's? Thi\ i5  a question W heard from those first 
learning the binary nuniber system. In 
conventional VLSl ( v c y  large scale 
integration) circuits, logic values are 
encoded as voltage. M here 0.0 volts 
represents a logic 0 and 2.5 to 5.0 
volts represents ;I logic I .  Transistors 
in VLSI circuits behavc like switches, 
having two natural states. conducting 
and nonconducting. The Loltnge that 
appear5 at :i circuit's oiitput i5. there- 
fore. close to either the power supply 
voltage or to  ground. The restriction 
to two logic level\ applie\ throughout 
the circuit. including thc register\ 
used to store numericid \;slues. A \  ;I 
result. binary numbers arc ;I logical 
choice for digital computer\ based on 
convcn t ional V I S  1. 
HoLvever, many bits are need- 
ed io represent even nioder&y 
5ized nuniben. For example. the 
decimal number 1023 i i  repre- 
sentcd by the I I bit binaiy nuni- 
her IOOOOOOOOOO. Numbers 
exceeding one million require 
inore than 2 0  bits. Often. the 
addition ol' binarq numbci-s lends 
to carries not only to the next 
higher bit. but also to bits beyond 
that. For example. considcr the 
addition of three binary niiinbers, 
all I I :  there is a carry 01' I t\vo 
bits over to the left of Ihe left- 
most I .  This means that circuits 
which add three binary numbers 
must have two cariy inputj! This 
phenomenon does not occiir i n  
decimal until one add\ 1 I or 
more clecimal numbers. 
Thcrc are al\o significant 
disachantages to binary in sys- 
tems implementation. I n  a typi- 
cal VLSI circuit. about 70Ci of 
the chip area is devoted t o  
interconnect. 20% to instilation. 
and IO(: to device\. 
Interconnect represents that part of 
the circuit devoted to connecting 
devices. For example, bus lines are 
interconnect. Interconnect occupies 
physical area even when i t  is not 
used. More efficient use is made of 
interconnect when there are more than 
two levels of logic. 
For example, in a 4-valued system, 
there are Four logic values 0, I .  3. and 
3. In binary, such information repre- 
sentation requires two bits. with 0 cor- 
responding to 00, 1 to 0 I ,  2 to IO.  and 
3 to I I .  for example. Therefore, ii wire 
in a four-valued system carries twice 
the information of a binary system. 
From the viewpoint of chip m a .  4- 
valued interconnect occupies half the 
area of ?-valued interconnect. There i.; 
also a savings in area devoted to insu- 
lation, since the area between two 
binary lines is not needed. 
This problem also affects intercon- 
nections outside the chip. Here, infor- 
mation passes through metal pins. 
Strength and reliability require that 
there be a minimum pin dimension, 
which. in turn. imposes restrictions on 
the structure to support the pin. 
Therefore. there is a limit on the num- 
ber of pins available. This is called 
the p i i m { t  prolAetn. This is another 
a p p I i c a t i o ti where ni u I t i p I e - v al u e d 
logic can be used to advantage. 
Alternative 
number systems 
Lifting the restriction of two logic 
values. allow5 one to consider inter- 
esting alternative computation algo- 
rithms. A disadvantage of the 
.VTCU i t k r  rtl binary number system 
i n  performing addition. for 
example. is that the sum bits 
depend on the carry from lower 
bits. 
In a ripple-carry adder. this 
dependence i \  a source of 
delay. as the correct carry rip- 
ples through the adder. Coin- 
puter engineers attempt to solve 
the problem with special cir- 
cuits. called carry look-ahead 
circuits that compute the carry 
faster than the ripple carries. 
However, the ripple effect still 
occurs between the look-ahead 
units. Ideally. one wants a num- 
ber system i n  which there are 
no carries between bits. 
Such an example is the 
residue number system. In this 
system. operations occur at each 
digit independent of input from 
any other digit. A s  a result, 
arithmetic operations are fast. 
Unlike the conventional binary 
system, the size o f  the digits 
' varies. For example. the various 
digits can be chosen from prime 
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Table 1 
A,: 1 0 2 3 1  
Z: 2 1 3 4 2  
8,: 1 1 1 1 1  
Wl O i l 0 0  
C,-,': 1 0 1 0 1 0  
c,2: 00 0 1 0 0 0  
0 1  0 3 1 1 0  
numbers. However, this requires differ- 
ent circuit designs for each digit. Further, 
large radices occur that are beyond the 
values allowed by current technology. 
Another high-speed number system 
is the redundant digit system. Dekel- 
oped by A Avizienis in 1961, i t  has 
been used in VLSI implementations of 
adders by researcher\ at the Tohohu 
ple effect? To answer this, we need to 
understand how arithmetic operations 
are performed. Consider the addition of 
two digits Ai and Bi. Three steps are 
needed to compute the sum. 
I .  Generate an intermediate sum Z, 
that is the sum of the pair of digits, i.e. 
Z, = A, + B,. 
2. Generate two carry values and 
another intermediate sum, W,, that satis- 
fy the equation 4 C , l  + 2 C , ' +  W, = Z, 
where both carries and intermediate 
sum W, are either 0 or 1 .  Ci' and C,? cor- 
respond to the carries out of the current 
position into the next two higher digit 
positions, while W, corresponds to a 
sum value that is added to the carries in 
from the next lower digit positions. 
S"l+S" S", 
Fig. 1 Redundant number system adder. 
University in Sendai. Japan. In the 
redundant number system. carries exist 
only as gerwruted carries. That is, the 
carry into a digit is computed only from 
the next two lower digits, but no other. 
Unlike the ripple carry of the con- 
vent i onal b i nary number s y stem. the 
most significant sun1 bit doss  not 
depend on the least significant bits. This 
lack of dependence is inherent in the 
number system and is not the result of 
the implementation of operation\. such 
as addition. The term r-rdurztkrrir refers 
to the fact that different arrangcments of 
digits correspond to the same Lalue. I t  is 
this characteristic that allow\ indepen- 
dence of carries. 
To  see this, consider a rcdundant 
number syxtcm in which the digits are 
taken from { 0,1,2,3 1. One such number 
is 1023 I .  The value of this number is 
coniputed as 1.7' + 0.2' + 2.2.' + 3.2' + 
1.2" = 3 I .  However. I 1 1 I I is also 3 I .  
In contrast, 1 1 1 1  I is the miqw rep- 
resentation of 3 1 in the con\~entional 
binary number system, whcre only 0 
and I are allowed. How does redundan- 
cy in the digits eliminate the c m y  rip- 
3. Generate the final sum by sum- 
ming the intermediate sum Wj with the 
two lower carries. That is, S, = C, 22 + 
C, ,I + W,. Except for the two c m e s ,  the 
above process is the same as that used in 
conventional binary arithmetic. To see 
how this works. consider the addition of 
3 I ,  as reprecented by I023 I .  and 3 I ,  as 
represented by I I I I I .  (See Table I . )  
As expected, the result is 62. Note 
that. in performing Step 2, there i$ only 
one choice for C,?, C,], and W, in 4C,? + 
2C,'+ W, = Z,. The alert reader will rec- 
ognize that C,? C,'  W, is the standard 
binary number rep- 
resentation of Z,. 
That is, Z, can have 
a value between 0 
and 6, and C,? C,'W, 
is 000, 001, 010, 
011, 100, 101, and 
1 I O ,  when Z, is 0, 1 , 




tion of Z, appears a\ 
three bits, one each 
in the rows C,? Ci' W,, along a diagonal 
extending up and to the right. For exam- 
ple, the three bold bits, 010. in these 
rows correspond to the bold 2 in the line 
showing Z,. Note that three 0's corre- 
spond to carries from missing digits. 
These are shown in italics, and must be 
supplied as constant 0's. 
The three steps can be performed by 
multiple-valued circuits. Fig. 1 shows an 
adder for the redundant number system. 
Here, the circles with + signs perform 
standard sum. This operation is achieved 
when logic values are camed by current. 
(Two wires are tied together.) 
The sum circuits at the input each 
have three-valued inputs and six valued 
outputs, while the sum circuits at the 
output have two-valued inputs and four- 
valued outputs. The one-inputkhree-out- 
put blocks require threshold detectors of 
the type commonly used in analog cir- 
cuits. The inputs to these are six-valued, 
while the outputs are two-valued. 
One can see why there is no ripple 
carry. A path from an output S, to any 
input passes through at most two logic 
blocks. I n  contrast, the ripple carry 
adder has a path from the most signifi- 
cant bit all the way back to the least sig- 
nificant bit. 
From another point of view. if there 
is a change at some digit, say A,, and B,,, 
both change from 0 to 3 then Z,, changes 
from 0 to 6. However, this only affects 
the present sum bit, the next higher sum 
bit, and the next higher sum bit; it does 
not ripple through all bits. 
It is interesting to consider other val- 
ues. For exaniplc, i f  one adds 3 1 + 3 1 in 
either the form I 1  I 1  I + I 1 I I 1  or 1023 1 
+ 10231. the result is I I 1  1 I O .  for both 
cases 
Technologies 
The ultimate usefulness of a number 
system depends on its implementation. 
Multiple-valued logic has been imple- 
I Voltage 
Fig. 2 Current- volfage characteristics for resonanf 
tunneling diodes. 
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mented in charge-cou- 
pled devices or CCD. In 
this technology. logic 
values are encoded as 
charge. 
For example, proto- 
type four-valued logic 
devices have been imple- 
mented at the University 
of Twente (Enschede. 
Holland) with 0. 1. 2, and 
3 represented by 0, 2 x 
IOh, 4 x I@.  and 6 x 1Oh 
electrons. respectively. 




compact than any other VLSI  technolo- 
gy. Although i t  is slower than CMOS 
(complementary metal oxide semicon- 
ductor), i t  is much faster than the disk 
and has the potential of replacing the 
disk. The use of multiple-\alued logic in 
CCD increases its storage capacitb sig- 
nificantly. 
Multiple-valued logic has also been 
implemented in  current-mode CMOS. 
In this technology. the quantity of cur- 
rent encodes the logic value. Current- 
mode implementations have also been 
5uggested for implementation in alu- 
minum gallium arsenide systems. 
An area of' special interest has been 
i n  resonant tunneling dekices. Such 
devices are especially promising for 
ultra-high speed computing. Wc are at a 
point i n  present technology in  which 
quantum mechanical effect5 will ulti- 
mately l imi t  size of the niinimurn IC 
(integrated circuit) dimensions 10 a 
value under 0.1 mm. This represents an 
ultimate limit  on the circuit'$ 5peed. 
There is. however, a signil'icant need 
for circuit\ that operate i n  the GHz.  
range. Examples include digital signal 
processing for microwave rtxeivers and 
mernory. The coinbination of resonant 
tunneling circuits and high-speed arith- 
met i c opera t i on s offers \ i g n i fi c ;I n t 
promise for these applications. 
Quantum resonant 
tunneling devices 
The regions where current decreases 
as voltage increases represent negative 
resistance. The existence of such regions 
allows the diode to have multiple volt- 
ages that correspond to the same current. 
Fig. 2 shows a constant current load 
line across these regions. Such a line 
represents the current- 
voltage characteristics of 
a constant current source, 
The points where i t  inter- 
sects with the resonant 
tunneling current-voltage 
characterist ics corre- 
spond to the operating 
points of the circuit. 
The points of inter- 
section in the negative 
resistance regions are 
unstable; should the sys- 
tem reach such a state, i t  
will soon leave. Howev- 
er, the points of intersec- 
tion in the positive 
resistance region are sta- 
ble and represent multiple points of 
operation. The multiple regions of oper- 
ations represent multiple voltage values 
(labeled V I ,  V?, and so forth). 
Placing a resonant tunneling diode in 
the emitter lead of a transistor, as shown 
in Fig. 3. yields a transistor that switch- 
es on and off as the base voltage contin- 
ually increases. Such a characteristic is 
useful for circuits that respond at specif- 
ic thresholds. Indeed, the multiple-val- 
ued to binary converter in Fig. I can be 
efficiently designed with such devices. 
Fig. 4, from Michael, Taddiken. and 
Seabaugh shows a clever implementa- 
tion of this circuit. Here the thresholds 
are chosen so that, as the logic value at 
Z increases from 0, W ,  alternately 
switches from 0 to 1 to 0, and so forth. 
Similarly, C," and C, ' ,  toggle at the 
appropriate voltage. The other circuit 
components in Fig. 2 are easily realized. 
For example, the adders simply com- 
bine incoming currents to a single out- 
going line. Kirchkoff's current law 
applies yielding a simple realiration of 
a very useful function! 
Conclusion 
Improvements 
i n  technologies 
tend to generate 
novel contributions 
t o  other technolo- 
gies. For example, 
we have discussed 
the marriage of 
clever ideas in 
arithmetic circuit 
design with novel 
device designs.  
Improvements i n  
the devices avail- 
able will result i n  
the need for novel multiple-valued clr- 
cuit designs and for computer-aided 
design tools. 
A multiple-valued computer-aided 
design tool exists for programmable 
logic arrays. regular structures that are 
easily produced in ICs (see Read more 
ahoirr it). Multiple-valued logic has 
been used in clever implementations of 
CAD tools for the design of binary cir- 
cuits. Also, computing with molecules 
lends itself to interesting logics with 
very large numbers of values (10,000). 
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sign is encoded by the direction of cur- 
rent flow. The second article describes 
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vides an innovative implementation of 
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